After successful operation of the LHC at a centre-of-mass energy of 8 TeV this year, the energy is expected to go up to 14 TeV in the next few years. A total integrated luminosity of up to 300 fb −1 foreseen to be reached by 2022. At that time, the LHC will undergo a major upgrade to the High Luminosity LHC (HL-LHC), which is designed to deliver of order five times the LHC nominal instantaneous luminosity along with luminosity leveling. The final goal is to extend the data set to 3000 fb −1 by around 2030. Current planning in ATLAS involves significant upgrades to the detector during the consolidation of the LHC to reach full energy and further upgrades to accommodate running already beyond nominal luminosity this decade. The challenge of coping with HL-LHC instantaneous and integrated luminosity, along with the associated radiation levels, requires further major changes to the ATLAS detector. The designs are developing rapidly for an all-new inner-tracker, significant upgrades in the calorimeter and muon systems, as well as improved triggers and data acquisition. These proceedings concentrate on the HL-LHC upgrade of the ATLAS Inner Tracker (ITK), which consist of replacing the entire current Inner Detector (silicon pixels, silicon strips and transition radiation tracker) with a completely new silicon-only system. This new ITK will be made from several pixel and strip layers, and is designed to withstand the extreme radiation environment in close proximity to the HL-LHC interaction point which broadly speaking means an order of magnitude higher radiation hardness than the existing ID. At the same time, the radiation length should be kept to the level of the present system or below. In the current planning, the pixel system involves 4 barrel layers and 6 disks on each side for a total pixel area of 7m 2 and 400 million channels. The strip system will contain 5 barrel layers and 7 end-cap disks, covering 200m 2 of silicon and 45 million channels.
Introduction
Since its start-up in 2009, the ATLAS detector [1] at the Large Hadron Collider (LHC) has collected a total of ∼ 25 fb −1 at centre-of-mass energies of √ s = 7, 8 TeV with peak instantaneous luminosities of up to 6×10 −33 cm −2 s −1 . During this time ATLAS has produced a number of important physics results, most notably the discovery of a Higgs-like boson with a mass of 126 GeV [2] . In order to make further precision measurements of the new boson and to extend the reach of searches beyond the Standard Model (SM), the LHC will undergo a number of upgrades to reach design energy and instantaneous luminosity. The first of these, known as the Phase-0 upgrade, will occur in 2013, inceasing the energy to 14 TeV and luminosity to the nominal value of 10 −34 cm −2 s −1 . A second upgrade (Phase-I [3] ) in 2018 will see the luminosity increase once more to the full design value of 2.2 × 10 −34 cm −2 s −1 . By 2022, it is foreseen that ATLAS will collect up to 300 fb −1 of data. At this time, the LHC will undergo a third major upgrade (Phase-II) to the HighLuminosity LHC (HL-LHC), allowing the instantaneous luminosity to reach 5 × 10 −34 cm −2 s −1 , with luminosity levelling. This unprecedented luminosity would allow AT-LAS to collect 3000 fb −1 of collision data by around 2030. Current plans involve significant upgrades to the various ATLAS sub-detectors and infrastructure during each of the of LHC upgrade phases. These proceedings focus in particular on the upgrade of the ATLAS Inner Tracker (ITK) during the Phase-II upgrade. By 2020, the current ATLAS Inner Detector (ID), consisting of silicon pixels, silicon strips and transition radiation tracker, will have suffered degredation due to radiation damage to their sensors and front-end electronics. For this reason, and in order to cope with the harsh environment of the HL-LHC, a completely new silicon-only system is planned for the ITK. As a result of the increased instantaneous luminosity, the ITK must be able to resconstruct tracks in collision events containing up to proton interactions (compared to ∼ 20 in 2011). In addition, the detector must be able to withstand radiation doses approximately an order of magnitude higher than the current ID. At the same time, the radiation length should be kept to the level of the present system or below.
In Section 2, a description is given of the proposed layout for the ITK. Section 3 provides a summary of current efforts to develop new pixel detectors intended for such a layout, while Section 4 described similar efforts for strip detectors.
ATLAS Phase-II Tracker Layout
The ITK layout is currently in a research and development phase, where different layouts are simulated and their predicted performance is studied in order to search for the optimal layout. One of the major constraints, as detailed in Ref. [4] , is the available space, defined by the volume of the current ID in ATLAS, implying a maxiumum radius of r ∼ 1m
1 . The current iteration of the design [5] is illustrated in Figure 1 . In the region closest to the beam-pipe, cylindrical layers are proposed, instrumented with silicon pixel detectors. Due to a larger track density at low radius, the two layers closest to the beam-pipe will consist of 25 × 150 µm pixels, with 50 × 250 µm pixels in the outer two layers. At larger z, coverage is provided by two sets of end-cap discs consisting of 6 rings of 50 × 250 µm pixel modules. At larger radii, decreasing track multiplicity allows silicon strip detectors to be used at lower cost, without loss of performance. In total five barrel layers are proposed, consisting of short strips (23.82 mm) in the innermost two layers, and long strips (47.64 mm) in the outermost three. Both sensor types will have a strip pitch of 74.5 µm, and 1280 strips per sensor. As in the current SCT, each layer of the strip detector will consist of silicon sensors glued back-to-back at and angle of 40 mrad in order to provide 2D space-points. Seven end-cap discs are proposed with strip lengths varying from 8.1 mm in the innermost region, up to 58.3 mm at largest radius.
No specific requirements on material budget specifications are made in [4] , but the aim is to significantly reduce the total material compared to the current ATLAS ID. Initial simulations indicate a material budget of ∼ 20% of a radiation length (X 0 ) at η = 0 can be achieved, rising to ∼ 50% X 0 for η > 2.5.
The current layout is designed to provide a total of 14 silicon hits with full coverage up to a pseudorapidity of |η| = 2.5. A number of features have been implemented to minimise gaps in coverage. These include the outermost end-cap strip disc placed at z = 3m and a small barrel strip layer at a radius of 900 mm. In addition, the outmost pixel barrel layer has been placed at 25 cm in order to improve the resolution of double tracks. Initial simulations show a momentum resolution of 1.5% for 10 GeV muons with |η| < 1, rising to ∼ 5% for |η| = 2.5. Events containing 200 interactions per bunch crossing are also simulated, and show maximum occupancies of 0.3% (1%) in the pixel (strip) region, within the requirements of 0.4% (2.5%).
1 ATLAS uses a right-handed coordinate system with its origin at the nominal interaction point (IP) in the centre of the detector, with the z-axis coinciding with the beam pipe axis. The x-axis points from the IP to the centre of the LHC ring, and the y-axis points upwards. Cylindrical coordinates (r, φ) are used in the transverse plane, φ being the azimuthal angle around the beam pipe. The pseudorapidity is defined in terms of the polar angle θ as η = − ln tan(θ/2). The distance ∆R in the η −φ space is defined as ∆R = p (∆η) 2 + (∆φ) 2 . The number of pixel and strip layers, channels and total area are summarised in Tables 1 and 2 respectively. Numbers for the current ATLAS detector are also given for comparison.
Pixel Upgrade
Much of the current pixel detector development is focused on the Insertible b-Layer (IBL) project [6] . The IBL consists of an additional layer of pixels surrounding a smaller beam-pipe (see Fig. 2 ), which will be installed in place of the current ATLAS beam-pipe during the Phase-0 upgrade in 2013. The IBL will compensate for degredation of the current ATLAS pixel modules and improve tracking and b-tagging performance.
Many lessons learned from the IBL will be carried over to the Phase-II pixel upgrade, such as the requirement of a low material detector constructed from radiation hard The left-hand diagram shows an illustration of IBL modules (turquoise), positioned inside the current ATLAS pixel detector. The right-hand diagram shows a proposal for pixel module construction. The sensor is bump-bonded to the front-end readout chip, which is then wire bonded to a flex circuit glued to the opposite side of the sensor.
components. As a specific example, the IBL modules use a new front-end ASIC, the FE-I4 [7] , which has also been used in the construction of Phase-II prototypes. The FE-I4 uses 130 nm CMOS architechture, compared to the 250 nm design used for the ATLAS pixel front-end chips. The smaller architechture has lower power requirements and more space for radiation tolerant redundancy circuits.
As the ITK pixel detector will have a comparitively large area of 7 m 2 , placing emphasis on cost-effective design and construction. For this reason, relatively affordable n-in-p planar detectors are foreseen for the outer two barrel layers and the disks. For the inner layers a number of sensor technologies are possible, and may consist of a mix as planar and 3D sensors. In order to reduce the material budget, thin detectors are also under investigation, as are slim edge detectors which reduce insensitive material between modules.
An additional proposal is to reduce interconnection costs by constructing modules from a single large sensor and either four or six readout chips. The sensor itself is bumpbonded to the front-end chips, which are in turn wirebonded to a Kapton flex circuit glued to the backside of the sensor, as illustrated in Fig. 2 . First prototypes of such modules have been successfully tested using planar n-inp detectors with p-spray isolation. The next iteration of prototype modules are likely to focus on designing modules and tools which facilitate mass-production.
The support structure of the Phase-II pixel upgrade is likely to follow that used by the IBL, where single pixel modules are mounted onto carbon-foam staves. These are in turn mounted around a cylindrical barrel with overlap in the φ direction.
Strip Upgrade
The strip region of the ITK is likely to be constructed using the stave (petal) concept in the barrel (end-cap) region of the detector, as illustrated in Fig. 3 . A single stave comprises a carbon-fibre honeycomb or foam core with embedded titanium pipes carrying CO 2 for cooling. Each stave is laminated with a co-cured carbon fibre facing and bus tape designed to carry data and power connections. In total 48 modules are glued to each side of the stave along its ∼ 1.2 m length. Carbon fibre cylinders form the support structure to which the staves are attached, utilising brackets and end-insertion for easy assembly and access.
Design and testing of prototype strip detector modules are well advanced for the Phase-II upgrade. Each module consists of a single 98 mm × 98 mm n-in-p Hamamatsu sensor cut from a 6 inch silicon wafer. The sensors are segmented into four sections of 24 mm strips, intended for the inner two barrel layers of the detector. Two flex-circuit hybrids are glued onto each sensor, which themselves carry two columns of 10 ABCN [8] readout chips, wirebonded to the sensor strips. The ABCN chip is a 250 nm CMOS ASIC capable of reading out 128 channels which produces a data-format similar to that of the current SCT. The 256-channel successor to the ABCN, using 130 nm architechture and an fixed length data-format will be submitted for production in 2013.
Module building tools and construction techniques have focused on mass-production from the start. For example, the hybrid circuits are manufactured in panels of eight, with built connections for in-situ testing. Hybrids are populated with ASICS using easy-to-manufacture vacuum pickup tools. The same tools are subsequently used to position the hybrids on the sensor during gluing. Currently over 60 modules have been produced across seven production sites worldwide.
The completed modules are the wirebonded to a test frame containing high and low voltage power and data connections. Frames are available which deliver power serially to both hybrids, or in parallel via DC-DC converter boards. Data from the two columns on a hybrid, running at a clock speed of 80 MHz, are multiplexed into a single 160 MHz stream using a separate control chip (BCC). Characterisation tests are performed using using the HighSpeed Input/Output board (HSIO) based on a single Xilinx Virtex FPGA. After estabilishing digital readout and demulitplexing of the hybrid streams, chip-level thresholds are calibrated via a Three-point gain test. This test also yields a noise measurement with typical values of 600 elec- tions, which is in good agreement with calculated values due to glue layer capacitance. Finally, strip-by-strip calibrations are performed (Trim test), followed by a noise occupancy test.
In order to test aspects of multi-module powering and readout, a number of small scale staves known as "stavelets" have been assembled. Each stavelet contains four modules glued to a carbon-fibre core and wire bonded to a bus tape. Both serially powered and DC-DC stavelets have been constructed and sucessfully tested. Further stavelets are planned for 2013, included a double-sided, eight-module system. In addition, two full-length staves are planned, using modules built with 250nm ASICs.
The end-cap region of the ITK will be instrumented with wedge-shaped staves, known as petals. A prototyping campaign is underway to construct double-sided, six sensor detectors, as described in [9] .
Conclusions
In 2022, the LHC will begin a shutdown phase in order to upgrade the luminosity capabilities by an order of magnitude. During this time ATLAS will replace the current Inner Detector with a new all-silicon tracker, which must be high resolution in order to reconstruct events containing up to 200 proton interactions, and radition hard in order to collect up to 3000 fb −1 of integrated luminosity. A proposed layout has been described which meets the first set of requirements, based on 14 silicon hits per track for |η| < 2.5. The current status of prototyping efforts have been described for both the pixel and strip region.
